By Topic

VLSI design of compact and high-precision analog neural network processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Joongho Choi ; Univ. of Southern California, Los Angeles, CA, USA ; Sheu, B.J.

The design of an analog VLSI neural network processor for scientific and engineering applications such as pattern recognition and image compression is described. The backpropagation and self-organization learning schemes in artificial neural networks require high-precision multiplication and summation. The analog neural network design presented performs high-speed feedforward computation in parallel. A digital signal processor or a host computer can be used for updating of synapse weights during the learning phase. The analog computing blocks consist of a synapse matrix and the input and output neuron arrays. The output neuron is composed of a current-to-voltage converter and a sigmoid function generator with a controllable voltage gain. An improved Gilbert multiplier is used for the synapse design. The input and output neurons are tailored to reduce the network settling time and minimize the silicon area that is used for implementation

Published in:

Neural Networks, 1992. IJCNN., International Joint Conference on  (Volume:2 )

Date of Conference:

7-11 Jun 1992