By Topic

Analytical study of punchthrough in buried channel P-MOSFETs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Skotnicki, T. ; CNET, Meylan, France ; Merckel, G. ; Pedron, T.

The punchthrough phenomenon in buried-channel (BC) P-MOSFETs (p-metal oxide-semiconductor field effect transistors) depletion-mode devices is investigated analytically using the voltage-doping transformation (VDT) technique. The resulting punchthrough current model shows a high degree of accuracy over a wide range of biases and channel lengths while still retaining the simplicity required for CAD (computer-aided-design) models. The mean error over about 300 experimental current-voltage points is as small as 3%. The mechanism of punchthrough in a BC-P-MOSFET is shown to be due to the DIBL (drain-induced barrier lowering) effect, which is further shown to be considerably enhanced by two effects. These effects, a surface inversion layer screening (SILS) and a drain-induced channel enlargement (DICE), are deduced and investigated analytically. The methods leading to a suppression of these effects are shown. Owing to its accuracy and generality, the present punchthrough analysis is expected to find applications in design and process optimization as well as in the simulation of advanced BC-P-MOSFETs

Published in:

Electron Devices, IEEE Transactions on  (Volume:36 ,  Issue: 4 )