By Topic

Accumulator-based compaction for built-in self test of data-path architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kassab, M. ; Dept. of Electr. Eng., McGill Univ., Montreal, Que., Canada ; Rajski, J. ; Tyszer, J.

Accumulators composed of adders and registers are commonly used building blocks in general-purpose computing structures based on data-path architecture. The authors introduce a new accumulator-based compaction scheme for parallel compaction of test responses. The proposed scheme is compatible with the width of the data path, the hardware overhead is minimal, it does not introduce any performance degradation, and the compaction quality is the same as that offered by linear feedback shift registers

Published in:

Test Symposium, 1992. (ATS '92), Proceedings., First Asian (Cat. No.TH0458-0)

Date of Conference:

26-27 Nov 1992