By Topic

Digital clock phase shifter without a phase locked loop

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Cook, J. ; British Telecommun. Dev. & Procurement, Martlesham, Ipswich, UK

A digitally controlled clock phase shifter is described that avoids the use of conventional phase locked loops (PLLs) with their attendant stability problems. The hardware is suitable for implementation as part of an integrated circuit. Two implementations are discussed, one of which has low power consumption and is suitable for clocks of moderate speed and the second of which is suitable at higher frequencies. Simulation shows that the circuit is practically insensitive to component and timing tolerances. A prototype of the moderate speed version has been tested and has shown results comparable to simulation results

Published in:

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on  (Volume:40 ,  Issue: 4 )