By Topic

A simple scheme for slot reuse without latency for a dual bus configuration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
O. Sharon ; Dept. of Comput. Sci., Technion-Israel Inst. of Technol., Haifa, Israel ; A. Segall

A simple scheme for slot reuse without latency for the dual bus configuration is studied. The scheme relies on information read in the previous slot and will be referred to as previous slot information (PSI) slot reuse. The scheme requires a minimal addition to the station hardware and its reliability is high. The efficiency of PSI is checked over a wide range of parameters and is found to be almost as good as destination release. The scheme can be implemented with or without the addition of erasure nodes

Published in:

IEEE/ACM Transactions on Networking  (Volume:1 ,  Issue: 1 )