Cart (Loading....) | Create Account
Close category search window
 

Efficient design of totally self-checking checkers for all low-cost arithmetic codes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Nikolos, D. ; Comput. Lab., Athens Univ., Greece ; Paschalis, A.M. ; Philokyprou, G.

A method is proposed that is based on the partitioning of the input code variables into two sections, each section representing the binary form of a number Z1 and Z2, respectively. For a code with check base A =2m-1, two m-bit end-around carry adder trees calculate the modulo m residue of Z1 and Z2, while a totally self-checking (TSC) translator maps the output of the pair of trees onto m-variable two-rail code. A TSC two-rail checker maps the m-variable two-rail code onto one-out-of-two code. The checkers present significant improvement in the implementation cost, number of gate levels, and reliability over TSC checkers previously proposed in the literature

Published in:

Computers, IEEE Transactions on  (Volume:37 ,  Issue: 7 )

Date of Publication:

Jul 1988

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.