Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Decentralized arbiter design for a synchronous hierarchical bus multiprocessor system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Alam, M.S. ; Dept. of Electr. Eng., Dayton Univ., OH, USA ; Karim, M.A.

A two-level decentralized bus arbitration network for a hierarchical bus system is developed. To achieve distributed control and ensure fairness among the competing processors, the rotating daisy chain implementation scheme is used in this design. The authors discuss the hierarchical bus system (HBS) architecture, the HBS arbitration algorithm, the generation of bus requests through the processor bus requests (PBR) generation circuitry, and the arbitration of requests of a bus memory arbiter (BMA). The proposed arbiter uses a simpler control mechanism by using distributed control and ensures fairness by dynamically changing the priorities of the devices connected to the bus. With this arbitration scheme, the HBS system is more efficient than a corresponding multiple bus system in terms of the number of transactions that can be carried out

Published in:

Aerospace and Electronics Conference, 1992. NAECON 1992., Proceedings of the IEEE 1992 National

Date of Conference:

18-22 May 1992