By Topic

High-speed VLSI designs for Lempel-Ziv-based data compression

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ranganathan, N. ; Dept. of Comput. Sci. & Eng., Univ. of South Florida, Tampa, FL, USA ; Henriques, S.

A class of hardware algorithms for implementing the Lempel-Ziv-based data compression technique is described. The Lempel-Ziv-based compression method is a powerful technique for lossless data compression that gives high compression efficiency for text as well as image data. The proposed hardware algorithms exploit the principles of pipelining and parallelism in order to obtain high speed and throughput. A prototype CMOS VLSI chip was designed and fabricated using 2-μm CMOS technology implementing a systolic array of nine processors. The chip gives a compression rate of 13.3 MB/s operating at 40 MHz. Two hardware algorithms for the decompression process are also described. The data compression hardware can be integrated into real-time systems so that data can be compressed and decompressed on-the-fly

Published in:

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on  (Volume:40 ,  Issue: 2 )