By Topic

Design methodology for systematic derivation of fault-tolerant array processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)

A systematic approach for mapping of iterative algorithms into fault-tolerant processor arrays is presented. The initial description of the algorithms is Fortran-like nested loops, and the restrictions of the intermediate forms such as UREs are avoided. The principles of the coordinate method are used and regular or piecewise regular arrays can be derived. The allocation and the scheduling of the computations are specified by suitable interpretation of the functionality of each loop index. New approaches are proposed for facilitating fault/defect-tolerant array processor design during the mapping process by using idle processing elements.<>

Published in:

CompEuro '92 . 'Computer Systems and Software Engineering',Proceedings.

Date of Conference:

4-8 May 1992