By Topic

Linear complexity algorithms for hierarchical routing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
G. D. Hachtel ; Dept. of Electr. Eng., Colorado Univ., Boulder, CO, USA ; C. R. Morrison

A hierarchical procedure for net routing on l×m ×n grid-graphs, where l is the number of layers, m is the number of rows, and n is the number of columns, is presented. The hierarchy reduces the overall problem to a sequence of subproblems, where each subproblem works on an l×mn portion of the overall grid. For each subproblem, an initial constructive placement (CP) of as many nets as possible is used; then a generalized dynamic programming (DP) algorithm to solve the Steiner problem of an l×2×n grid-graph is used for any remaining nets. The CP procedure uses simplistic routing assumptions to route quickly as many nets as possible. If all nets are routed, the subproblem solution is (locally) optimal and the corresponding branch of the binary recursion tree generated by the hierarchy is pruned. For any unrouted nets, the generalized DP procedure is called to route each net, one at a time, with a run time complexity of O(K×n ) where n is the number of columns and K is a function of the grid cross section and layer/wiring restrictions. There are no a priori layer restrictions or limitations on the number of layers used; three-layer cases and even some four-layer cases are feasible for the PYRAMID 90-X

Published in:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  (Volume:8 ,  Issue: 1 )