Close category search window
 

Rapid thermal annealing effects on Si p/sup +/-n junctions fabricated by low-energy FIB Ga/sup +/ implantation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Mogul, H.C. ; Dept. of Electr. & Comput. Eng., Cincinnati Univ., OH, USA ; Steckl, Andrew J.

Effects of rapid thermal annealing (RTA) on sub-100 nm p/sup +/-n Si junctions fabricated using 10 kV FIB Ga/sup +/ implantation at doses ranging from 10/sup 13/ to 10/sup 15/ cm/sup -2/ are reported. Annealing temperature and time were varied from 550 to 700 degrees C and 30 to 120 s. It was observed that a maximum in the active carrier concentration is achieved at the critical annealing temperature of 600 degrees C. Temperatures above and below the critical temperature were followed by a decrease in the active concentration, leading to a 'reverse' annealing effect.<>

Published in:
Electron Device Letters, IEEE  (Volume:14 ,  Issue: 3 )

Date of Publication: March 1993

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.