By Topic

A data-flow processor for real-time low-level image processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Quenot, G. ; Lab. Syst. de Perception, DGA/Establissement Tech. Central de l''Armement, Arcueil, France ; Zavidovique, B.

A chip featuring two coupled data-flow processors (DFPs) has been designed. It is to be mesh-connected into large processor arrays dedicated primarily to image processing. Each processor operates on 25 MBytes/s data-flows and performs up to 50 million 8- or 16-bit arithmetic operations per second. The chip has been processed in a 1 mu m CMOS technology. It includes 160000 transistors in a 84 mm/sup 2/ die size area, its clock is at 25 MHz and it is packaged in a 144-pin PGA package. Computations are performed on the fly on a data-flow that comes from a digital video camera. One physical operator is associated to each operation involved in the algorithm. An experimental data-flow system including eight processors in a 2*2*2 3D network has been built. Edge detection, row sums, column sums and histograms have been implemented on it at digital video speed.<>

Published in:

Euro ASIC '91

Date of Conference:

27-31 May 1991