By Topic

Long-term annealing of a radiation-hardened 1.0 micron bulk CMOS process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Rudeck, P.J. ; United Technologies Microelectronics Center Inc., Colorado Springs, CO, USA

Data are reported on the degradation of transistor parameters due to a high-dose-rate irradiation [300 rad(Si)/s] followed an anneal cycle. The parametric data were selected to quantify the loss in drive performance as well as leakage due to the parasitic components. Transistors were annealed at 250°C and 100°C. The recovery of the device parametrics for the n-channel transistors did not show a significant rebound problem. The p-channel transistors did show a small recovery, but became stable after approximately 100 h of annealing. The rate of recovery for the n-channel threshold voltage as a function of anneal temperature was modeled. There are two recovery mechanisms that influence the shape of the recovery curve: (1) electron tunneling into the trapped positive charge, which dominates during the first 1000 h and follows a logarithmic relationship with time; and (2) interface state buildup, which becomes the dominant mechanism during the remainder of the anneal cycle and follows a linear relationship with time

Published in:

Nuclear Science, IEEE Transactions on  (Volume:39 ,  Issue: 6 )