By Topic

Study of device parameters for analog IC design in a 1.2 μm CMOS-SOI technology after 10 Mrad [for hadron colliders]

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)

Radiation-hardened SOI-CMOS is a candidate technology for mixed analog-digital signal processing electronics in experiments at future high luminosity hadron colliders. In view of this application, the analog parameters of transistors realized in the Thomson TMS HSO13-HD technology were studied before and after exposure to total doses similar to those expected in the CERN Large Hadron Collider (LHC). The devices were irradiated up to 10 Mrad with 60Co and 3×1014 neutrons/cm2. The changes in the threshold voltage Vth of front and back gates, leakage current, and transconductance are studied. Subthreshold slope and charge pumping techniques were used to estimate the interface state formation. Noise measurements in the 0.1-kHz to 3-MHz bandwidth range were performed. The noise is comparable to that of a bulk CMOS process. Postirradiation effects were regularly monitored, and threshold voltage rebound for n-channel transistors was observed

Published in:

IEEE Transactions on Nuclear Science  (Volume:39 ,  Issue: 6 )