Scheduled System Maintenance:
On Wednesday, July 29th, IEEE Xplore will undergo scheduled maintenance from 7:00-9:00 AM ET (11:00-13:00 UTC). During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Synthesizing embedded speed-optimized architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Gebotys, C.H. ; Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada

A global optimization approach to high-level synthesis of speed-optimized embedded VLSI architectures is presented. Two mathematical integer programming (IP) models are presented. The first simultaneously selects types of functional units, performs scheduling tasks, and allocates hardware. The second additionally minimizes latency and optimally selects a clock period simultaneously with scheduling and allocation. By exploiting the problem structure, using polyhedral theory, the size of the search space of both IP models is decreased, thus improving the IP solution efficiency. This approach breaks new ground by simultaneously scheduling and allocating with complex and asynchronous interface constraints, to minimize both the average execution time and the area, automatically minimizing latency by optimally selecting the clock period and types of functional units (including chained operations), and synthesizing globally optimal architectures of embedded VLSI chips in practical CPU execution times

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:28 ,  Issue: 3 )