Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Investigation of power distribution strategies for wafer scale integration (WSI)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
York, T.A. ; Dept. of Electr. Eng. & Electron., Univ. of Manchester Inst. of Sci & Technol., UK

The problem of power distribution for WSI has been investigated, using SPICE simulations of distribution strategies for a number of wafer sizes under conditions of varying rail dimensions and processor size. Simulations concentrate on strategies used in an earlier, more specific report, involving grid arrangements in double-layer metal. Results support the suggestion that rails must be several hundred square micrometers in cross section to guarantee integrity of the supply. Large processors are seen to be only fractionally more attractive and a decision regarding this would therefore be dominated in practice by yield consideration. A prospective scheme is proposed which involves continuous metal surfaces for power and ground. This promises attractive performance if a practical realization is possible

Published in:

Custom Integrated Circuits Conference, 1988., Proceedings of the IEEE 1988

Date of Conference:

16-19 May 1988