By Topic

The architectures and design of a 20-MHz real-time DSP

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ruetz, P.A. ; LSI Logic Corp., Palo Alto, CA, USA ; Peng H.Ang

A set of four real-time 20-MHz digital signal processor (DSP) chips have been designed, fabricated, and tested. The chips include a 64-tap programmable FIR (finite-impulse response) filter, a 1024-tap binary filter and template matcher, a 64-tap rank-value filter, and an eight-line 512-pixel video-line delay. All of the circuits were implemented in a 1.5-μm CMOS process and are fully functional with a 20-MHz clock rate

Published in:

Custom Integrated Circuits Conference, 1988., Proceedings of the IEEE 1988

Date of Conference:

16-19 May 1988