By Topic

Precision flip-chip solder bump interconnects for optical packaging

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Imler, W.R. ; Hewlett-Packard Co., San Jose, CA, USA ; Scholz, K.D. ; Cobarruviaz, M. ; Nagesh, V.K.
more authors

Solder bump flip-chip technology is particularly well suited to the packaging of classes of devices, such as fine pitch light emitting diode (LED) array electrophotographic print heads, which place premiums on precision alignment, high electrical interconnect density, close die placement, and low cost. The manufacturing feasibility of such an array was investigated, with particular emphasis on the quality of surface tension induced self-alignment inherent in solder bump bonding. An array of surface emitting LED diode array chips was fabricated employing 75-μm-diameter solder bumps on 156-μm pitch. The chips were spaced 15 μm edge-to-edge, face down, on a glass substrate patterned with thin-film metallization. Chip-to-substrate alignment errors in the X -Y plane were found to be under 1.5 μm with a standard deviation of under 1.0 μm, well below the 10-15-μm error typical of the standard mechanical alignment method. Improvements in light output uniformity and a reduction in scattered light over arrays manufactured with conventional die placement and wire bonding were also observed

Published in:

Components, Hybrids, and Manufacturing Technology, IEEE Transactions on  (Volume:15 ,  Issue: 6 )