By Topic

A graph-based silicon compiler for VLSI systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Allerton, D.J. ; Dept. of Electron. & Comput. Sci., Southampton Univ., UK

A silicon compiler has been developed which can translate from SCHOLAR high-level specifications to a netlist suitable for layout and fabrication. A number of different designs have been implemented in order to make comparisons between this approach to silicon compilation and more traditional routes to silicon. In addition to speed/area comparisons, this approach also provides significant improvements in the amount of effort in specification and design, compilation turnaround times are typically reduced to less than one hour and the possibility of manual transcription errors is effectively eliminated

Published in:

Silicon Compilation, IEE Colloquium on

Date of Conference:

24 May 1989