Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

Multiprocessor cache simulation using hardware collected address traces

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Wilson, A.W., Jr. ; Encore Comput. Corp., Marlborough, MA, USA

An evaluation is presented of the performance of large private caches for multiprocessors using hardware-collected address traces. The traces are 14-million memory references in length and are collected from one processor of a multiprocessor in real time. Both uniprocessor performance and multiprocessor time-sliced performance are simulated. The effects of cache size for large caches, process migration, and cache coherency on hit ratio and bus traffic are measured. Conclusions regarding the benefits of large private caches in a time-shared multiprocessor environment are reached

Published in:

System Sciences, 1990., Proceedings of the Twenty-Third Annual Hawaii International Conference on  (Volume:i )

Date of Conference:

2-5 Jan 1990