By Topic

Equivalent circuit modeling of interconnects from time domain measurements

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jong, J.M. ; Dept. of Electr. & Comput. Eng., Oregon State Univ., Corvallis, OR ; Tripathi, V.K. ; Janko, B.

A technique for the equivalent circuit modeling of interconnects having discontinuities such as bends, steps, and junctions in high-speed circuits and packages is developed. The circuit models are extracted from time domain reflection (TDR) measurements. The simulated results for the circuit models are compared with the measured data to validate the accuracy of the circuit model. The proposed method can be used to help validate circuit models based on field-theoretic techniques as well as used as an independent tool to synthesize circuit models for general nonuniform or interacting two- and three-dimensional interconnects

Published in:

Electronic Components and Technology Conference, 1992. Proceedings., 42nd

Date of Conference:

18-20 May 1992