By Topic

Influence of buffer layer thickness on DC performance of GaAs/AlGaAs heterojunction bipolar transistors grown on silicon substrates

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
T. Ma ; Electron. Lab., Stanford Univ., CA, USA ; D. Ueda ; W. -S. Lee ; J. Adkisson
more authors

The DC performance of GaAs/AlAs heterojunction bipolar transistors (HBTs) grown on silicon substrates with buffer layers ranging from 0 to 5 mu m was investigated. Current gain, collector-emitter breakdown voltage, emitter-base and collector-base diode ideality factors, and breakdown voltages were measured as the buffer layer thickness was varied between 0 and 5 mu m. The current gain steadily increases with increasing buffer layer thickness until the layer reaches 3 mu m. However, the other DC parameters are relatively insensitive to the buffer layer thickness. A small-signal current gain of 60 is typically achieved for devices with 6*6- mu m/sup 2/ emitters at a density of 6*10/sup 4/ A/cm/sup 2/ when the buffer layer is >or=3 mu m.<>

Published in:

IEEE Electron Device Letters  (Volume:9 ,  Issue: 12 )