By Topic

Early system analysis of cache performance for RISC systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Roberts, J.D. ; Dept. of Comput. Eng., California Univ., Santa Cruz, CA, USA ; Dai, W.W.-M.

The implications of packaging and interconnection technologies for reduced instruction set computing (RISC) microprocessor memory hierarchies are examined. Prior early analysis tools have taken either cache performance or interconnection models into consideration. Here such analyses are combined and extended to be more specific to RISC microprocessor cache systems. The resulting first-order model allows interactive investigation of tradeoffs at prenetlist phases of design. After summarizing the model, several test cases are presented which illustrate trends and begin to quantify design tradeoffs

Published in:

Multi-Chip Module Conference, 1992. MCMC-92, Proceedings 1992 IEEE

Date of Conference:

18-20 Mar 1992