By Topic

IDDQ testing of oscillating bridging faults in CMOS combinational circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Roca, M. ; Dept. of Phys., Univ. of the Balearic Islands, Baleares, Spain ; Sicard, E. ; Rubio, A.

IDDQ testing has been shown to be an efficient way to test CMOS technology circuits when realistic failures, bridges among others, are considered. A particular group of bridging faults cause the circuit to oscillate because of unstable feedback. The authors focus on the evaluation of IDDQ testability for these bridging faults. An electrical circuit model allows the analytic derivation of characteristics of the oscillating IDD behaviour. it is shown that oscillating faults are testable by classical IDDQ sensors. The knowledge of the ripple frequency and the maximum and minimum values of the oscillating IDD current allows the characterisation of the IDDQ levels, and it is useful in the design of choice of a current sensor in the general case

Published in:

Circuits, Devices and Systems, IEE Proceedings G  (Volume:140 ,  Issue: 1 )