By Topic

Implementation of factorized filter in systolic arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
P. K. Behera ; Florida Univ., Gainesville, FL, USA

A novel systolic array architecture is proposed to implement the factorized filter proposed by G.J. Beirman (1977). A pipelined broadcast array architecture is presented which computes the algorithm in O(n ) unit of time. The execution time required per iteration for a scalar observation is computed and shown to be less than that of the systolic Kalman filter

Published in:

Acoustics, Speech, and Signal Processing, 1988. ICASSP-88., 1988 International Conference on

Date of Conference:

11-14 Apr 1988