By Topic

Grouping variables into multiport memories for data path synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ahmad, I. ; Dept. of Electr. & Comput. Eng., Syracuse Univ., NY, USA ; Chen, C.Y.R.

Grouping registers into register files for efficiently implementing large VLSI chips, based on multiport memories, is being used in the design of many high-speed RISC and superscalar processors. An efficient design methodology for grouping variables into multiport memories, which is an essential step for multiport memory-based data path synthesis, is presented. The technique not only groups variables into a minimum number of multiport memory modules, but also simultaneously minimizes the number of registers in each memory module. The minimization problem has been formulated as a zero-one integer linear programming problem. Experiments on benchmarks show very promising results

Published in:

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on  (Volume:39 ,  Issue: 9 )