Cart (Loading....) | Create Account
Close category search window

Intermetal dielectric-induced N-field device failure in double-level-metal CMOS process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Kuo, H.H. ; Taiwan Semiconductor Manuf. Co., Hsin-Chu, Taiwan ; Lin, K.M. ; Liu, C.M. ; Tsai, R.
more authors

In double-level-metal CMOS production processes, the silicate-based spin-on-glass (SOG) planarization scheme, even without a nitride passivation layer, is observed to cause N-field device failure which appears to be due to positive charges trapped in the SOG sandwich layer. Ultraviolet (UV) exposure and backbias are found to be able to eliminate the field and active device leakage. A mechanism is proposed to explain the formation of the positive charges and the UV curing phenomena.<>

Published in:

Electron Device Letters, IEEE  (Volume:13 ,  Issue: 8 )

Date of Publication:

Aug. 1992

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.