Cart (Loading....) | Create Account
Close category search window
 

Study of the operation speed of half-micron design rule CMOS ring oscillators

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Yoshimi, M. ; VLSI Res. Centre, Toshiba Corp., Kawasaki, Japan ; Tsuchiya, K. ; Iwase, M. ; Takahashi, M.
more authors

The operation speed of a 73-stage CMOS ring oscillator with 0.5 μm channel lengths has been investigated. By employing a capacitance-reduced structure, gate delays of 47.4 ps and 49.3 ps with and without substrate bias at room temperature, and of 43.0 ps at 77 K, respectively, have been experimentally obtained at a supply voltage of 5 V. From the evaluation of parasitic capacitances, the speed which is achievable by the proper scaling of the device parameters at a half-micron design rule is estimated to be approximately 30 ps

Published in:

Electronics Letters  (Volume:24 ,  Issue: 3 )

Date of Publication:

4 Feb 1988

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.