Cart (Loading....) | Create Account
Close category search window

VLSI residue arithmetic architecture for signal processing applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Arambepola, B. ; Dept. of Electr. Eng., Imperial Coll. of Sci., Technol. & Med., London, UK

Residue number arithmetic is a technique for mapping an integer computation into several parallel and independent computations requiring much shorter wordlengths. In this paper the authors present an architecture for carrying out modulo arithmetic in a practically useful residue number system. An important feature of this is that it allows a single hardware design to be used for all moduli. They describe an application of this architecture for computing inner-products in convolutions, transforms and matrix-vector operations

Published in:

VLSI Signal Processing Architectures, IEE Colloquium on

Date of Conference:

31 May 1990

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.