By Topic

An approach to the design of VLSI architectures for digital filters using bit level systolic arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Summerfield, S. ; Dept. of Eng., Warwick Univ., Coventry, UK ; Lawson, S.S.

Describes the design of hardware architectures of wave digital filters (WDF) using bit-level systolic arrays that are suitable for integration. It provides an account of the way in which the arrays are multiplexed and how they may be fully utilised. Unit element and lattice filters are described for a specific design example and VLSI implementation parameter estimates are given

Published in:

VLSI Signal Processing Architectures, IEE Colloquium on

Date of Conference:

31 May 1990