By Topic

A new parallel adaptive digital filter architecture for high speed digital subscriber line application

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Jones, D.C. ; Bellcore, Morristown, NJ, USA

A new adaptive digital filter architecture for parallel output and update computations and its application to a high-speed digital subscriber line (HDSL) equalizer prototype are described. This architecture uses an output/update multiply-accumulate (MAC) pair to compute a finite impulse response (FIR) filter output in parallel with the updating of the filter taps via the leaky LMS algorithm. The MAC pair architecture provides a more efficient structure for adaptive filtering than would the use of its two processors in a normal serial LMS implementation. A second level of parallelism allows the use of multiple MAC pairs to implement long adaptive FIR filters. The viability of this architecture is demonstrated through experimental results obtained for a 800-kb/s HDSL equalizer research prototype

Published in:

Global Telecommunications Conference, 1991. GLOBECOM '91. 'Countdown to the New Millennium. Featuring a Mini-Theme on: Personal Communications Services

Date of Conference:

2-5 Dec 1991