By Topic

Forward error correction for BISDN: implementation and analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Lau, R. ; Bellcore, Red Bank, NJ, USA ; Lei, S.

The authors study the implementation and the performance of forward error correction (FEC) schemes for both the asynchronous transfer mode (ATM) header and the adaptation layer. Both serial and parallel implementations are studied. The focus is on the adaptation layer due to the modification needed to accommodate the effect of the self-synchronous scrambler. The analysis includes the computation and approximation of the detection of random and burst errors. From the results of the analysis, it is observed that in the case of burst errors in the adaptation layer, the use of the generator polynomial with the factor (1+x) does not perform as well as a tenth-order primitive polynomial

Published in:

Global Telecommunications Conference, 1991. GLOBECOM '91. 'Countdown to the New Millennium. Featuring a Mini-Theme on: Personal Communications Services

Date of Conference:

2-5 Dec 1991