By Topic

A novel architecture for queue management in ATM networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Chao, H.J. ; Bellcore, Red Bank, NJ, USA

A queue management algorithm is described that manages the queued cells in such a way that higher-priority cells will always be sent to the links before the lower-priority ones, low-priority cells will be discarded when the queue is full, and same-priority cells are served fairly. The concept of assigning a departure sequence number to every cell in the queue is introduced so that the effects of the long-burst traffic to other regular arrival cells is avoided. Four architecture designs for queue management are presented, and their implementation feasibility and hardware complexity are compared. A novel architecture to implement the queue management is proposed. The architecture applies the concepts of fully distributed and highly parallel processing in order to schedule the cells sending or discarding sequences. The key VLSI chip used to implement the proposed architecture is described

Published in:

Global Telecommunications Conference, 1991. GLOBECOM '91. 'Countdown to the New Millennium. Featuring a Mini-Theme on: Personal Communications Services

Date of Conference:

2-5 Dec 1991