Cart (Loading....) | Create Account
Close category search window
 

Analysis and synthesis of discrete event systems using temporal logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Feng Lin ; Dept. of Electr. & Comput. Eng., Wayne State Univ., Detroit, MI, USA

A systematic way of analyzing and synthesizing supervised discrete event systems using temporal logic is proposed. Syntax and semantics of temporal logic that are suitable for the study of supervised discrete-event systems are introduced. A systematic way is given to verify that a temporal logic formula is satisfied in a supervised discrete-event system. Given a temporal logic formula, a supervised discrete-event system satisfying the formula is synthesized. A synthesis algorithm is developed. The development is illustrated by examples

Published in:

Intelligent Control, 1991., Proceedings of the 1991 IEEE International Symposium on

Date of Conference:

13-15 Aug 1991

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.