Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

High performance single chip VAX microprocessor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Uhler, M. ; Digital Equipment Corp., Hudson, MA, USA

Summary form only given. The author describes NVAX, a high-performance, single-chip implementation of the VAX architecture, which is fully compatible with previous VAX implementations. The chip is used in the VAX 6000 model 600 and VAX 4000 model 500 systems. In its highest performance version NVAX runs at 83.3 MHz, and delivers 40.4 SPECmarks and 83.6 transactions per second on the TPC-A benchmark. NVAX is implemented in Digital's 0.75- mu m CMOS 3.3-V technology, contains 1.3 M transistors, and is packaged in a 339-pin PGA. The NVAX design uses RISC (reduced instruction set computer) principles to improve performance. Included on the chip are a 96-entry, fully associative translation buffer, a 2-KB direct-mapped virtual instruction cache, an 8-KB, 2-set associative instruction and data cache and a writeback backup cache controller that interfaces to tag and data RAMs on the module.<>

Published in:

Compcon Spring '92. Thirty-Seventh IEEE Computer Society International Conference, Digest of Papers.

Date of Conference:

24-28 Feb. 1992