System Maintenance Notice:
Single article purchases and IEEE account management are currently unavailable. We apologize for the inconvenience.
By Topic

Design and test of a 2-Gbit/s GaAs 16/8-bit MUX/DEMUX pair

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Cheney, B. ; TriQuint Semicond., Beaverton, OR, USA ; Hamilton, P. ; LaRue, G.

A 16/8-b multiplexer/demultiplexer (MUX/DEMUX) pair designed with a GaAs standard cell approach is presented here. The designs feature ECL compatibility and can support data rates up to 2 Gb/s. In addition to reviewing the design aspects of these devices, the development of a high-speed production test system is presented. The devices presented perform parallel/serial and serial/parallel conversion continuously (time-division multiplexing/demultiplexing) at rates up to 2 Gbs/s. A rigorous testing technique using a long pseudorandom bit steam sequence (2/sup 23/-1) and exercising all channels simultaneously is utilized.<>

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:24 ,  Issue: 2 )