Successful integration of mixed analog-logic standard cells has been demonstrated in a 1.0- mu m CMOS-based technology. Considerations for analog cell area, power distribution, noise immunity, circuit library design, and product test are described.<
Published in:
Solid-State Circuits, IEEE Journal of
(Volume:24
,
Issue:
2
)
Date of Publication: April 1989