By Topic

An analog front end for full-duplex digital transceivers working on twisted pairs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
O. Agazzi ; Harris Semicond. Corp., Melbourne, FL, USA ; A. A. Adan

An analog front-end chip fabricated in a 4- mu m CMOS process has been described. The chip, together with a digital signal processor, implements a full-duplex transceiver for twisted pairs. A fully differential architecture has been used in all the analog signal-processing blocks to get high dynamic range and common-mode noise rejection. The front-end output is a 12-b word generated by a 6- mu s A/D (analog-to-digital) converter with autocalibration, with a linearity better than 1 LSB.<>

Published in:

IEEE Journal of Solid-State Circuits  (Volume:24 ,  Issue: 2 )