Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

FIR switched-capacitor decimators with active-delayed block polyphase structures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Franca, J.E. ; Dept. de Engenheria Electrotecnica e de Computadores, Inst. Superior Tecnico, Lisbon, Portugal ; Santos, S.

Finite impulse-response (FIR) switched capacitor (SC) decimator circuits using previously proposed structures are not practical for applications requiring long impulse responses on account of a rather large (unrealistic) number of SC branches and switching waveforms. For such applications, polyphase structures are proposed that lead to FIR SC decimator circuits that use significantly fewer branches and switching waveforms, and are thus more attractive for integrated circuit implementation. The design of an FIR SC low-pass decimator with an amplitude response tailored for video interface applications is given as an example

Published in:

Circuits and Systems, IEEE Transactions on  (Volume:35 ,  Issue: 8 )