Close category search window
 

Switched-capacitor circuits using delay-line elements

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Tan, N. ; Linkoping Univ., Sweden ; Eriksson, S.

A possible realisation of switched-capacitor integrators using delay-line elements is presented. Although parasitic sensitive, the proposed switched-capacitor integrator allows higher-frequency operation, dissipates less DC power and occupies less chip area that its counterpart using an operational amplifier. The realisation and simulation result of a second-order delta-sigma modulator employing the proposed integrators are also included.

Published in:
Electronics Letters  (Volume:29 ,  Issue: 2 )

Date of Publication: 21 Jan. 1993

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.