By Topic

On measuring and evaluating synchronization and virtual memory performance of a multiprocessor with multistage interconnection network

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
X. Zhang ; Div. of Math. & Comput. Sci., Univ. of Texas, TX, USA ; Wen-Hao Wu

Two important system effects on a multiprocessor with multistage interconnection network are studied and examined: the critical section and barrier for synchronization, and processor locality and virtual memory computing for memory management. Several synchronization algorithms using the interconnection network have been evaluated and implemented. The performance of these algorithms has been measured and compared through several numerical examples. Parallel computing makes a new type of locality, called processor locality which requires that data references to memory from a single processor. The issue of processor locality on the interconnection network has been investigated experimentally. The virtual memory computing effects are measured and evaluated on the multiprocessor system. All the experiments and measurements have been done on the BBN GP1000, a shared-memory multiprocessor with multistage interconnection network

Published in:

System Sciences, 1992. Proceedings of the Twenty-Fifth Hawaii International Conference on  (Volume:i )

Date of Conference:

7-10 Jan 1992