By Topic

Policies for fault-tolerance through mixed space- and time-redundancy in semi-systolic FFT arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
A. Antola ; Dept. of Electron., Politecnico di Melano, Italy ; R. Negrini ; M. G. Sami ; N. Scarabottolo

Fault-tolerance in semisystolic FFT (fast Fourier transform) arrays is considered, with the primary aim of obtaining either end-of-production restructuring or offline reconfiguration at run-time. A mixed-mode solution is proposed, limiting the amount of structure redundancy, keeping intact nominal processing speed, more complex fault distributions require use of time-redundancy, whereby nominal speed decreases but processing power is kept unchanged. The modified architecture granting such performances is presented, and the percentage of survival to faults thus achieved is evaluated. Reliability is assessed by evaluation of the weighted probability of survival for the fault-tolerant structure related to the number of present faults.<>

Published in:

Systolic Arrays, 1988., Proceedings of the International Conference on

Date of Conference:

25-27 May 1988