By Topic

SYSTARS: A CAD tool for the synthesis and analysis of VLSI systolic/wavefront arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Omtzigt, E.T.L. ; Dept. of Electr. Eng., Yale Univ., New Haven, CT, USA

Research on mapping regular iterative algorithms onto dedicated systolic/wavefront arrays has been directed toward defining a unified framework in which to represent and formally synthesize and analyze systolic array designs so that the design can be supported, or even automated, by a computer-aided-design system. The author presents such a design system, SYSTARS, which supports the design trajectory from algorithm to partitioned systolic array with a very flexible, comprehensive, and animative 3-D graphics environment, and extends the partitioning of full-size arrays with a fully automatic adaptive cluster algorithm and corresponding control extraction. SYSTARS effectively uses geometric representations of the algorithm, full-size systolic array, and partitioned systolic array, which makes is appropriate for the development of better systolic algorithms, better mappings, and better partitioning strategies

Published in:

Systolic Arrays, 1988., Proceedings of the International Conference on

Date of Conference:

25-27 May 1988