By Topic

Hardware realization of a 2D IIR semisystolic filter with application to real-time homomorphic filtering

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kaufman, H.J. ; Dept. of Electr. Eng., Windsor Univ., Ont., Canada ; Sid-Ahmed, M.A.

Hardware design and implementation of a 2D sample-and-hold semisystolic filter structure are presented. Log and antilog circuits are used with a high-frequency-emphasis IIR filter to provide homomorphic filtering. SPICE simulation using functional blocks as well as particulars on the hardware design with reference to specific device types and characteristics are discussed. A hardware prototype circuit using MSI and LSI circuits on a custom-made PCB is shown along with applications to real-time filtering of broadcasted TV images

Published in:

Circuits and Systems for Video Technology, IEEE Transactions on  (Volume:3 ,  Issue: 1 )