Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Development of an ASIC set for signal processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Patel, P.A. ; Div. of Eng., Texas Univ., San Antonio, TX, USA ; Kothari, H.N. ; Robb, J.F.

An approach to signal acquisition, digitization, and processing of low-frequency physiological signals is discussed. The approach uses a chip attached to a transducer through a digital wire placed at the sensing point. The wire transmits digital information instead of an analog signal to an application-specific integrated circuit (ASIC) signal processor. This digital wire/Visp chip set produces a noise-immune signal processing system usable in a variety of biosignal processing needs. The concept is demonstrated using the Visually Evoked Potential (VEP) measurement system.<>

Published in:

Micro, IEEE  (Volume:12 ,  Issue: 6 )