Cart (Loading....) | Create Account
Close category search window

A versatile dual-mode transposition latch array design for DCT in HDTV applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Dejhan, K. ; Fac. of Eng., King Mongkut''s Inst. of Technol. Ladkrabang, Bangkok, Thailand ; Cheevasuvit, F. ; Trisuwannawat, T. ; Kaneko, M.

A latch-based dual-mode matrix transposer memory for discrete cosine transform (DCT) data format conversion in HDTV applications is described. 1.2-μm double-metal HCMOS3 technology is used. The static latch cell is 19.7 μm×24.5 μm excluding a pass-transistor multiplexer. By using this technology, the DCT runs at a rate up to 27 megapixels per second. The dimension of the matrix depends on the number of memory points. The memory cell uses the static shift latch with minimum area and power dissipation

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:38 ,  Issue: 4 )

Date of Publication:

Nov 1992

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.