By Topic

Estimation of typical power of synchronous CMOS circuits using a hierarchy of simulators

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
P. Vanoostende ; Interuniv. Microelectron. Center, Leuven, Belgium ; P. Six ; J. Vandewalle ; H. J. De Man

Accurate power-dissipation analysis and correct supply net sizing are crucial aspects of the design of high-quality and low-cost integrated circuits. Information about the typical and maximal currents is required for both the chip and the system design. An accurate method for typical-current estimation is presented. It is based on circuit-level simulation over a number of clock cycles. Traditionally, a fixed large number of clock cycles is simulated. In this method, the number of clock cycles is incrementally calculated depending on the considered circuit and on the specified accuracy. Existing simulators are combined in a hierarchical way: the representation of the node activity during the circuit-level simulation is checked against a high-level simulation over a large number of clock cycles

Published in:

IEEE Journal of Solid-State Circuits  (Volume:28 ,  Issue: 1 )