By Topic

Characterization of charge accumulation and detrapping processes related to latent failure in CMOS integrated circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Greason, W.D. ; Dept. of Electr. Eng., Univ. of Western Ontario, London, Ont., Canada ; Chum, K.

A series of measurements were performed on variety of custom fabricated CMOS test structures to investigate the latent mode of failure due to ESD. Devices were stressed using the current injection test method and measurement of the quiescent current state was used to detect the failure thresholds. The fault sites were further isolated and the failure mechanisms studied by measuring the electrical characteristics before and after exposure to thermal stimulation and light excitation. An analysis of the oxide trapped charge was performed using measured capacitance-voltage profiles. The measurement procedure is useful in the study of electrostatic phenomena in semiconductor devices. The results further support a charge injection/trapping model for latent failures.<>

Published in:

Industry Applications Society Annual Meeting, 1991., Conference Record of the 1991 IEEE

Date of Conference:

Sept. 28 1991-Oct. 4 1991