By Topic

A VLSI signal processor with complex arithmetic capability

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Barazesh, B. ; Telecommun. Radioelectr. et Telephoniques, Le Plessis Robinson, France ; Michalina, J.-C. ; Picco, A.

The PSI, a programmable digital signal processor that includes the full complex computation mode, is presented. A complex parallel multiplier is derived from a real multiplier by adding pipeline stages. The pipeline introduced in the arithmetic unit fits the parallel nature of complex multiplications that require four real multiplications simultaneously. The internal architecture is optimized for a set of kernel algorithms currently used in signal-processing applications. Several algorithms are presented that exemplify the high performance of the PSI for complex signal processing. It is shown that the external architecture of the PSI allows one to realize efficient multiprocessor applications

Published in:

Circuits and Systems, IEEE Transactions on  (Volume:35 ,  Issue: 5 )