System Maintenance:
There may be intermittent impact on performance while updates are in progress. We apologize for the inconvenience.
By Topic

An improved technique for circuit board interconnect test

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Chan, J.C. ; IBM Corp., Austin, TX, USA

The author reviews the self-test features of the IBM RISC System/6000 processor circuit board. Based on this, a technique is described to automate the interconnect wiring test, which is performed as part of the power-on self-test (POST) at the manufacturing stage. Essential to the implementation is the idea of response compression using the multiple input signature registers (MISR). Interconnect wiring defects are diagnosed by comparing the content of the MISR with the expected result after a simple test procedure. Formal analysis shows that a high test coverage can be achieved for the most commonly occurring defects. As a result, the proposed technique has the advantages of low overhead cost and easy fault detection

Published in:

Instrumentation and Measurement, IEEE Transactions on  (Volume:41 ,  Issue: 5 )